
**Fig.1****Fig.2**




Fig.4

Slot#  
SYNC

0 1 2 3 4 5 6 7 8 9 10 11 12

DOUT	TAG	CMD ADDR	CMD DATA	PCM LFront	PCM RFront	PCM Center	PCM LSurr	PCM RSurr	PCM LF	PCM RF	PCM C (n+1)
DIN	TAG	STATUS ADDR	STATUS DATA	PCM Left	PCM Right	PCM MC	PCM MC	PCM MC	PCM MC	PCM MC	PCM MC

Fig.3






Fig.5



**Fig.6**





Fig.7

**Fig.8**




Fig.9






Fig.12

**Fig.10**



Constant Synchronizer Data delay: using opt. TFF0 : 3 bck cycles - if -  $T_d > 4 * T_{sck} + (T_{clkToOut} + T_{setup} + T_{safety})$  (i.e.  $F_{sysclk} > (4.X) * F_{bck}$ )

**Fig.11**